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ABSTRAn [571 
A very high voltage amplifier in which plural cascaded 
banks of capacitors are switched by optically isolated 
control switches so as to be charged in parallel from the 
preceding stage or capacitor bank and to discharge in 
series to the succeeding stage or capacitor bank in alter- 
nating control cycles. The optically isolated control 
switches are controlled by a logic controller whose 
power supply is virtually immune to interference from 
the very high voltage output of the amplifier by the 
optical isolation provided by the switches, so that a 
very high voltage amplification ratio may be attained 
using many capacitor banks in cascade. 
3 Claims, 2 Drawing Sheets 
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CASCADED TRANSFORMERLESS DC-DC 
VOLTAGE AMPLIFIER WITH OPTICALLY 
ISOLATED SWITCHING DEVICES 
BACKGROUND OF T H E  INVENTION 
1. Technical Field 
The invention is related to transformerless DC-DC 
power converters and in particular to transformerless 
DC-DC voltage amplifiers having a large voltage gain 
ratio. 
2. Background Art 
DC-DC power converters are well-known in the art. 
Typically, in order to raise a voltage level of a power 
supply, a bank of capacitors are each charged in parallel 
with the supply voltage and are then discharged in 
series to a load. This technique is disclosed in U.S. Pat. 
No. 4,654,769, for example. Such a device operates in 
two phases, a first phase during which all the capacitors 
are charged in parallel while being connected to the 
supply voltage, and a second phase in which the capaci- 
tors are disconnected from the supply voltage and are 
connected together in series across the load. The volt- 
age increase ratio is equal to the number of capacitors. 
The foregoing concept is also disclosed in U.S. Pat. 
No.’s 3,818,309; 4,460,952; 4,321,661; and 4,047,091. In 
one variation of this technique, several banks of capaci- 
tors are charged separately and then all of the capaci- 
tors are discharged across the load simultaneously, as 
disclosed in US. Pat. No. 3,579,074. All of the forego- 
ing disclose multiplying the voltage by a factor N equal 
to the number of capacitors. 
A voltage divider may be constructed in a similar 
manner by reversing the operation, or in other words 
charging the capacitors in parallel across the supply and 
discharging them in series across the load, as disclosed 
in U.S. Pat. No. 3,505,586. As another example of a 
voltage divider circuit, the dividing ratio is increased by 
cascading successive stages of capacitor pairs. Each 
capacitor pair is charged in series by the preceding 
stage of a capacitor pair and then is discharged in paral- 
lel to the succeeding stage of a capacitor pair, as dis- 
closed in U.S. Pat. No. 3,863,135. In this technique, N 
stages of capacitor pairs provides a voltage reduction of 
2.v. 
The present invention is concerned with problems in 
high voltage amplification in a DC-DC power con- 
verter. The problem with the prior art technique of 
increasing a voltage using a bank of capacitors is that 
the voltage gain is necessarily limited by a tendency of 
high voltages to couple through and thereby paralyze 
the secondary control switching network which regu- 
lates the operation of the capacitor bank. Accordingly, 
devices which increase the voltage by charging the 
capacitors in parallel and discharging them in series 
across the load necessarily were limited in the ratio by 
which the voltage could be raised. Thus, a single bank 
of capacitors of limited size sufficed to perform a neces- 
sarily limited voltage increase function. Because of the 
tendency of a voltage which has been boosted by sev- 
eral factors of ten to leak or couple through the switch- 
ing network controlling the capacitors to the supply, it 
does not seem possible to achieve a large vc!tage gain 
and a DC-DC power converter. 
Accordingly, it is the object of the present invention 
to provide a DC-DC power converter which amplifies 
the voltage with far higher gains than heretofore ac- 
complished in the prior art. It is a further object of the 
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invention to achieve the foregoing without undue leak- 
age of the high voltage back t o  the power supply 
through the switching network. It is a further object of 
the invention to achieve a large voltage gain ratio in 
such a device without a corresponding increase in the 
number of capacitors required to be switched. 
DISCLOSURE O F  THE INVENTION 
In the invention, two or more independently charged 
plural banks of capacitors are controlled by optoelec- 
tronic or  optically isolated switching devices, rather 
than conventional switching devices such as field affect 
transistors or  the iike. The first bank of capacitors are 
connected in parallel by the optoelectronic switching 
devices to an input voltage for a predetermined period 
of time. The optoelectronic switching devices then 
connect the first bank of capacitors in series to the sec- 
ond bank of capacitors. The second bank of capacitors 
is controlled by its own set of optoelectronic switching 
devices, which at this time connect each of the capaci- 
tors in the second bank in parallel across the boosted 
voltage provided by the now series-connected capaci- 
tors of the first bank. After a predetermined amount of 
time, the capacitors in the second bank have been 
charged to the boosted voltage level provided by the 
first bank of capacitors. The optoelectronic switching 
device controlling the second bank of capacitors then 
disconnects these capacitors from the first bank and 
connects them in series across an output load or a suc- 
cessive bank of capacitors which is operated in similar 
fashion. 
The voltage gain ratio achieved in the invention is 
equal to the product of the number of capacitors in the 
first bank and the number of capacitors in the second 
bank. In a tested embodiment of the invention, the first 
bank had 5 capacitors and the second bank had 8 capaci- 
tors, and the overall voltage gain was a factor of 40. 
In this tested embodiment, the output of a 90 volt 
radio battery was boosted to 3,600 volts dc. The opto- 
electronic control switches were controlled by a 5 volt 
power supply. Such a large boosted output voltage 
(several kilovolts) would not be possible using conven- 
tional integrated circuit components because of the 
tendency of such a large voltage to couple through the 
conventional switching elements to the control power 
supply, making it impossible to operate the switches 
properly so that the device would work. However, in 
accordance with the present invention, a voltage multi- 
plication is achieved without harmful affects from high 
voltage leakage back to the control circuit power sup- 
ply, thereby permitting a large voltage multiplication 
ratic to be achieved. 
Another advantage of the invention is that the volt- 
age multiplication ratio does not require a correspond- 
ing number of capacitors. Because each bank of capaci- 
tors charges a successive bank, the ratio is the product 
of the numbers of capacitors in the successive banks of 
capacitors, a significant advantage. 
DESCRIPTION OF T H E  DRAWINGS 
FIG. 1 is a simplified schematic diagram of a DC-DC 
power converter embodying the invention. 
FIG.’s 20 and 2b are contemporaneous timing dia- 
grams of the control signals employed in the embodi- 
ment of FIG. 1. 
FIG. 3 is a block diagram illustrating the embodiment 
of the invention employing several stages. 
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MODES FOR CARRYING OUT THE 
INVENTION 
Referring to FIG. 1, the voltage amplifier of the 
invention includes a first bank of capacitors C1 through 
C5 and a second bank of capacitors C6 through C13. A 
set of optically isolated or optoelectronic switches si 
through si0 connects respective ones of the capacitors 
C1 through C5 in the first bank in parallel to two input 
terminals at an input voltage V;. Another set of optically 
isolated or optoelectronic switching devices rl through 
r4 connects the capacitors C1 through C5 of the first 
bank in series to two intermediate terminals at an inter- 
mediate voltage V’;. 
Optically isolated or optoelectronic switches r5 
through r20 connect the capacitors c 6  through C13 in 
parallel across the two intermediate terminals at the 
intermediate voltage V’;. Optically isolated or optoelec- 
tronic switches si 1 through si9 connect the capacitors 
c 6  through C13 of the second bank in series across an 
output terminal pair at an output voltage Vo. 
An optoelectronic switch controller 10 changes each 
of the optoelectronic switches s1 through s19 and rl 
through r19 between ON and OFF states. Each of the 
optoelectronic switches is a three terminal device, two 
of the terminals comprising electrical current paths 
connected to corresponding ones of the capacitors C1 
through C13 and a third terminal comprising control 
input connected to an output of the controller 10. The S 
output of the controller 10 is connected to the control 
inputs of all of the optoelectronic switches s1 through 
S19 by a conductor network 12. The R output of the 
controller 10 is connected to the control inputs of each 
of the optoelectronic switches rl through r19 by a con- 
ductor network 14. 
While the embodiment of FIG. 1 has been described 
in connection with the controller which outputs electri- 
cal control signals to optoelectronic switches which 
convert these electrical control signals internally to 
optical signals which are then reconverted back inter- 
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field effect transistors, the invention instead may use 
different optoelectronic devices whose control inputs 
are optical rather than electrical. In this alternative 
embodiment, the conductor networks 12 and 14 are 45 
fiber optic networks, and the controller 10 generates 
optical signals at its outputs R and S rather than electri- 
cal signals, the optical signals having the same wave 
forms as those illustrated in FIG.’s 20 and 2b. 
and rl through r19 is of the type commercially available 
through a large number of well-known suppliers. Each 
of these switches has attributes which are well-known 
in the prior art, need not be described in further detail 
herein. 55 
The controller 10 receives its power from a 5 volt 
logic power supply 16. The controller 10 is of the type 
well-known in the art and generates the control signals 
on its outputs R and S illustrated in FIG.% 20 and 2b, 
respectively. The control signal on the R output of the 60 
controller 10 is applied to the control inputs of each of 
the optoelectronic switching devices rl through rig, 
while the control signal on the S output of the control- 
ler 10 is applied to the control input of each of the 
optoelectronic switching devices si through S19. 
Within each optoelectronic switching device rl 
through r19, the control input (as indicated by an incom- 
ing arrow head in FIG. 1) is optically coupled to the 
Each of the optoelectronic switches s1 through S19 50 
65 
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gate of a field effect transistor controlling the conduc- 
tance between the electrical terminals of the optoelec- 
tronic switch. As illustrated in FIG.’s 2a and 26, the 
control signals generated on the controller outputs S 
and R swing between 0 volts and 5 volts dc. Each con- 
trol signal is a series of square waves of period 8 ms and 
duration 3 ms. The square wave outputs R and S of the ~ 
controller 10 are 180 degrees out of phase. As a result, 
during a first control cycle of the controller 10, each of 
the optoelectronic switching devices si through si9 is 
rendered conductive between its two electrical termi- 
nals while each of the optoelectronic switching devices 
rl through r1g is rendered nonconductive between its 
two electrical terminals. Accordingly, the first bank of 
capacitors C1 through C5 are each connected in parallel 
across the input voltage V; while the second bank of 
capacitors c6 through C13 are disconnected from the 
first bank and are connected in series together across 
the output Vo. During the other control cycle of the 
controller 10, the optoelectronic switches si through 
si9 are nonconductive across their electrical terminals 
while the optoelectronic switches rl through r19 are 
conductive across their electrical terminals. Accord- 
ingly, the first bank of capacitors C1 through C5 are 
connected in series across the intermediate port V’, 
while the second bank of capacitors c.5 through c13 are 
each connected in parallel across the intermediate ter- 
minals at the intermediate voltage V‘i. At the same time, 
the first bank of capacitors is disconnected from its 
input terminal pair at the input voltage VI, while the 
second bank of capacitors is disconnected from the 
output terminal pair at the output voltage Vo. 
In operation, during the first control cycle, the first 
bank of capacitors C1 through C5 are each charged to 
the input voltage VI, while the second bank of capaci- 
tors c6 through C13 are discharged in series across the 
output terminal pair at the output voltage Vo. During 
the other control cycle, the first bank of capacitors C1 
through C5 discharge in series across the intermediate 
terminal pair at the intermediate voltage V’;, so that the 
intermediate voltage V’j is equal to five times the input 
voltage VI. Simultaneously, each of the capacitors in 
the second bank c6 through C13 is charged to the inter- 
mediate voltage V‘; = 5 Vi. Then, during the next con- 
trol cycle, the original configuration is repeated, so that 
the capacitors in the second bank C6 through C13 are 
discharged in series across the output terminal pair to 
produce the output voltage Vo. The output voltage is 
One important feature of the invention is that the 
optoelectronic switches r5 and r6 (between the first and 
second banks of capacitors) are required to have five 
times the voltage capacity of the switches si and s2 
connecting the first bank of capacitors to the input 
voltage V,. Likewise, the optoelectronic switches s1g 
and si9 at the output Vo must have eight times the volt- 
age capacity of the switches r5 and r6, or forty times the 
voltage capacity of the switches s1 and s2. Thus, the 
switches in each of the stages are required to have pro- 
gressively higher voltage capacities or isolation capabil- 
ity. 
While the embodiment of FIG. 2 is disclosed as hav- 
ing five capacitors in the first bank and eight capacitors 
in the second bank, actually any number of capacitors 
could be used in each of the two banks, depending upon 
the optical electrical isolation capability of the switches 
employed. Moreover, more than two cascaded banks of 
capacitors may be employed. For example, referring to 
~ 
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FIG. 3, a succession of many capacitor banks identical 
to the two capacitor banks illustrated in FIG. 1 may be 
connected in cascade as illustrated in FIG. 3. The con- 
troller 10 generates the same control signals S and R as 
discussed above. In the embodiment of FIG. 3, the 
optoelectronic switches employed in the “downstream” 
stages must have proportionately higher voltage isola- 
tion capacities than those employed in the beginning 
stages, as discussed above. 
While the invention has been described in detail by 
specific reference to preferred embodiments thereof, 
variations and modifications may be made without de- 
parting from the true spirit in scope of the invention. 
What is claimed is: 
1. A DC-DC voltage amplifier, comprising: 
first and second banks of capacitors; 
a first set of optically isolating switches, each of said 
first set of optically isolating switches comprising a 
pair of electrical terminals and a control terminal 
optically isolated from said electrical terminals, 
said first set of optically isolating switches compris- 
ing means for connecting the capacitors of said first 
bank of capacitors in parallel across a pair of input 
terminals and for connecting the capacitors in said 
second bank of capacitors in series across a pair of 
output terminals; 
a second set of optically isolating switches, each of 
said second set of optically isolating switches com- 
prising a pair of electrical terminals and a control 
terminal optically isolated from said electrical ter- 
minals, said second set of optically isolating 
switches comprising means for connecting said 
capacitors of said first bank of capacitors in series 
across a pair of intermediate terminals and for con- 
necting the capacitors in said second bank of capac- 
itors in parallel across said intermediate pair of 
terminals: and 
a controller having first and second controller out- 
puts and comprising means for transmitting first 
and second control signals on said first and second 
control outputs respectively, said first and second 
control signals defining first and second control 
cycles of said controller, said first controller output 
being connected to the control inputs of said first 
set of optically isolating switches and said second 
control output being connected to the control in- 
puts of said second set of optically isolating 
6 
switches, whereby during said first control cycle 
said first bank of capacitors are connected in paral- 
lel across said pair of input terminals and said sec- 
ond bank of capacitors are connected in series 
across said pair of output terminals and during said 
second control cycle said first bank of capacitors 
are connected in series across each of said capaci- 
tors of said second bank, wherein at least some of 
the optically isolating switches of said first and 
second sets of optically isolating switches which 
are connected to the capacitors in said first bank 
are characterized by a voltage isolation capacity 
corresponding at least to a voltage present at said 
pair of input terminals multiplied by the number of 
capacitors in said first bank of capacitors, and 
wherein at least some of said optically isolating 
switches in said first and second sets of optically 
isolating switches which are connected to the ca- 
pacitors in said second bank of capacitors are char- 
acterized by a voltage isolation capacity corre- 
sponding at least to the voltage of said pair of input 
terminals multiplied by the number of capacitors in 
said first bank of capacitors multiplied by the num- 
ber of capacitors in said second bank of capacitors. 
2. The apparatus of claim 1 further comprising a third 
bank of capacitors, wherein said first set of optically 
isolating switches comprises means for connecting the 
capacitors in said third bank of capacitors in parallel 
3o across said pair of output terminals and said second set 
of optically isolating switches comprises means for con- 
necting said capacitors in said third bank of capacitors 
in series across a pair of second output terminals, 
whereby to generate a voltage at said second pair of 
35 output terminals equal to the voltage of said pair of 
input terminals multiplied by the number of capacitors 
in said first bank multiplied by the number of capacitors 
in said second bank multiplied by the number of capaci- 
tors of said third bank. 
3. The apparatus of claim 1 wherein said means for 
connecting said control outputs to the control inputs of 
said optically isolating switching devices comprise first 
and second fiber optic networks corresponding to said 
first and second sets of optically isolating switching 
45 devices, and wherein said control signals generated by 
said controller comprise optical signals. 
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